

METHOD AND ARRANGEMENT TO DETERMINE A CLOCK TIMING ERROR IN A MULTI-CARRIER TRANSMISSION SYSTEM

The invention relates to a method and an arrangement to determine a clock timing error in a multicarrier transmission system.

In a multicarrier transmission system, such as a discrete multitone (DMT) transmission system, an information symbol is transmitted simultaneously on several modulated carriers.

Accurate timing information must be known to the receiver in order to produce reliable estimates of the transmitted information sequence. A synchronizer determines which samples of the received signal are to be presented to a decision device. Usually, the timing information is not a priori known to the receiver and can be extracted from the received signal. For transmission over an ideal channel, the received signal is a delayed version of the transmitted signal (due to the transmission delay introduced by the transmission channel). This delay, together with the difference in symbol clock (phase) between transmitter and receiver is estimated by a synchronizer unit.

When signals are transmitted over a dispersive channel, equalization may be performed by the receiver essentially with the purpose to reverse the effect of the channel.

In order to estimate this timing error in a multicarrier transmission system, a common method applied to DMT uses a data-aided algorithm wherein the sampling clock is first roughly synchronized and, at least for one tone or carrier, the position, in the complex plane, of the detected symbol is compared with the position in this plane of the signal at the input of the decision device, and this comparison provides a phase error which is used for correction.

This estimation may be performed either on one single pilot carrier or, in order to reduce the noise of the estimation and the tracking range, on a combination of pilot carriers.

The method and the arrangement according to the invention provide an alternative which can be used for DMT transmission where the cyclic prefix is absent or for other types of multi carrier transmission (e.g. multi-carrier systems based on filter banks).

The arrangement according to the invention is characterized in that for timing error correction on the receiving side of a multicarrier data, it comprises, for at least one, and preferably, a plurality of carriers, a Mueller and Müller timing error estimator.

Such Mueller and Müller timing error estimation is already known in the art, for instance in single carrier transmission synchronizers wherein the cascade of the

baseband equivalent of the impulse response of the transmit shaping filter and the receiver filter impulse response is a Nyquist pulse.

According to this method, the filtered version of the timing error estimate, e , which is used for timing correction has the following value:

$$5 \quad e = E \left[r_{k-1}^* a_k^* - r_k^* a_{k-1}^* \right] \quad (1)$$

In this formula :

r_k is the measured complex value of the signal at the input of a decision device at a given time t_k of a sampling clock which is roughly synchronized,

a_k is the complex value of a symbol to be estimated from r_k ,

10 r_{k-1} and a_{k-1} correspond to, respectively, r_k and a_k but at a time $t_k - NT$, where NT is the symbol period,

a_k^* and a_{k-1}^* are the complex conjugate values of, respectively, a_k and a_{k-1} , and,

15 $E[]$ represents the average of the value between brackets on a given plurality of successive values of k , i.e. at times $t - nNT$, ..., t , $t + NT$, $t + 2NT$, ..., $t + nNT$.

This method provides an error signal which varies in function of the symbol timing error according to a S curve which is particularly suitable for correction. The particular shape of the S curve depends on the shape of the transmitted pulse and on the receiver filters.

20 In multicarrier transmission e must be multiplied with α ($\alpha = -1$, $\alpha = 1$) such that when the product αe is used in a feedback synchroniser system, a stable timing locked loop is obtained. The value α depends on the carrier-index.

In a preferred embodiment, the timing error is estimated by the calculation of the parameter \hat{e}_i for all the carriers, the multicarrier timing error signal being a 25 weighted average of the values of said \hat{e}_i parameters, the weighting coefficient of each \hat{e}_i parameter depending on the carrier frequency. This weighting coefficient depends for instance of the quality of transmission of the corresponding single carrier channel and/or of the signal to noise ratio of the corresponding transmission channel.

30 If, for example, the method is applied to the transmission of a DMT signal, with N modulated carriers, the signal $s(t)$ at the output of the transmitter is given by

$$s(t) = \sum_{k=-\infty}^{+\infty} \sum_{m=0}^{2N-1} \sum_{n=0}^{2N-1} a_m^k p \left(t - \frac{n.T}{2} - k.2N.\frac{T}{2} \right) \cdot e^{j \frac{2\pi}{2N} m.n}$$

wherein:

N is the number of carriers in the DMT signal, i.e. 256 in an ADSL system;

a_k^m is the symbol modulating the m th carrier in the k th DMT symbol period

with a variance equal to 1;

5 $p(t)$ is the transmitted pulse for each sample, with $p(t) = 1$ for $0 \leq t \leq T/2$,
and $p(t)=0$ elsewhere;

t is the time;

$\frac{2}{T}$ is the sampling rate;

n is a sample index;

10 m is a carrier index;

k is a DMT symbol index;

j is the square root of -1;

$\pi = 3.1415$;

∞ is the usual symbol representing infinity.

15 For a timing error (τ_e), the signal at the input of the decision device for
carrier m at $t=\tau_e$ (not taking into account the contributions of signals
transmitted over carriers other than m) is:

$$r_k(t) = \sum_{k=-\infty}^{+\infty} \sum_{n=-2N}^{2N} a_m^k (2N - |n|) g\left(\tau_e - \frac{n \cdot T}{2} - k \cdot 2N \cdot \frac{T}{2}\right) \cdot e^{j \frac{2\pi}{2N} m \cdot n}$$

20

where

$$g(t) = \begin{cases} T/2 - |t| & |t| \leq T/2 \\ 0 & elsewhere \end{cases}$$

25 The Mueller and Müller timing error estimation applied to carrier m provides
a term proportional to $\tau_e e^{j \frac{2\pi}{2N} m}$. The imaginary part of this term can be used as
estimate of the timing error τ_e .

In a preferred embodiment, each error signal e_i is weighted according to the
quality of transmission of the corresponding channel. In fact, each carrier is con-
sidered as transmitted on a channel which is distinct from the channel transmitting
30 another carrier, and the quality of transmission may differ from one channel to the
other. In that case, greater weights are given to transmissions having the best quali-
ties and smaller weights are given to transmissions having the lowest qualities. In an

embodiment, the weight given to each carrier channel is the signal to noise ratio (SNR).

In brief the invention provides a reception arrangement for receiving multicarrier symbols, each multicarrier symbol (S_1, S_2, S_3) comprising a plurality of single carrier symbols, each single carrier symbol modulating a respective carrier frequency (F_1, F_2, F_3), these single carrier symbols being transmitted simultaneously, the reception arrangement comprising means for detecting the time, or phase error, of at least one single carrier and means for correcting the phase of a sampling clock in view of the estimated timing error, wherein the means for estimating the timing or phase error comprise, at least for one carrier, means (58₁ ... 58_N, 24, 40) for determining a parameter \hat{e}_i for a carrier f_i , or a quantity proportional to the parameter \hat{e}_i , according to the following formula:

$$\hat{e}_i = E[r_{k-1}^i a_k^{i*} - r_k^i a_{k-1}^{i*}] \quad (3)$$

wherein r_k^i is the detected signal for the single carrier at a time t , a_k^i is the corresponding single carrier symbol at the same time t , a_{k-1}^i and r_{k-1}^i correspond, respectively, to a_k^i and r_k^i at time $t-NT$, NT being the duration of transmission of a multicarrier symbol, and $E[\]$ means an average value on several successive symbols.

Other features and advantages of the invention will appear with the description of certain of its embodiments, this description being made with reference to the herein happened drawings wherein:

Figures. 1a, 1b, 1c are diagrams illustrating schematically the principle of discrete multitone transmission,

Figure. 2 shows a multicarrier modulator, a transmission channel and a multicarrier demodulator,

Figure. 2a shows with more details a part of the arrangement of figure 2,

Figure. 3 illustrates a synchronizer for multicarrier transmission according to the invention, and

Figure. 4 shows an element of the synchroniser shown on figure 3.

The principle of multicarrier transmission will be explained with reference to figures 1a, 1b, 1c and 2.

In figure 1a, an information sequence is having several binary information bits is represented. For the m -th frame, the two most significant bits form a symbol S_1 which is transmitted with carrier frequency f_1 , the three following bits form a symbol S_2 which is transmitted with carrier frequency f_2 , and the two least significant bits form a symbol S_3 which is transmitted with carrier frequency f_3 . On figure 1a, the symbols S_1 , S_2 and S_3 are represented with the usual diagrams in the complex plane, these symbols being represented by circles. The black dots in the complex plane represent the other possible values to be transmitted. In other words, the complete constellation of values which it is possible to transmit are represented, i.e. 4 points for 2 bits and 8 points for 3 bits.

The symbols S_1 , S_2 and S_3 modulate the corresponding carrier in amplitude and/or in phase.

Figure 2 represents a modulator, a demodulator and a transmission channel. More precisely, figure 2 shows that the modulator comprises an IFFT module 11, i.e. a module providing the inverse fast Fourier transform of the carriers f_1 , f_2 , f_3 modulated by the symbols S_1 , S_2 and S_3 . The parallel outputs of IFFT module 11 are provided to inputs of a parallel/serial converter 12. The signals are transmitted in series through a discrete equivalent channel 17 (comprising the actual channel 13) to a receiving part comprising a demodulator including a serial/parallel converter 14, a FFT (fast Fourier transform) module 15 receiving the parallel outputs from the converter 14, and providing signals to a frequency equaliser module 16 which presents outputs on which appear the demodulated symbols S_1 , S_2 and S_3 .

The discrete equivalent channel 17 is represented on figure 2a. It comprises, in addition to the channel 13 itself, on the transmission side, a digital to analog converter 18, a transmission filter 19, corresponding to the impulse response of the transmitter filter, and on the receiving side, a filter 21 corresponding to the impulse response of the receiver filter, and an analog to digital converter 23.

As illustrated by figure 1b, the three symbols S_1 , S_2 , S_3 are converted in continuous-time signals that are transmitted simultaneously during a time NT . The starting points of transmission of symbols S_1 , S_2 , S_3 are the same and the end points of transmission of symbols S_1 , S_2 and S_3 appear also at the same time instant.

The four analogs signals a_0 , a_1 , a_2 and a_3 (a_1 , a_2 and a_3 corresponding to carrier frequencies f_1 , f_2 and f_3) provided by the IFFT module, which are transmitted simultaneously, appear as a signal a_s on figure 1b.

Figure 1c shows the variations with time of the (useful) signals at the outputs of the FFT module, assuming an ideal channel. More precisely, for the signal at the i -th FFT output ($i = 1, 2, 3$), only the complex valued contribution of the i -th carrier is shown, the contribution of the intercarrier interference to the signal being not shown. $\text{Re}(\text{FFT}_i)$ means the real part of complex signal (FFT_i) and $\text{Im}(\text{FFT}_i)$ means the imaginary part of complex signal (FFT_i).

T_0 is the optimal sampling instant at the receiver. As shown, at time T_0 , $\text{Re}(\text{FFT}_1)$ has a value $+2$ and $\text{Im}(\text{FFT}_1)$ has also a value $+2$. These values correspond to symbol S_1 . At this time T_0 , $\text{Re}(\text{FFT}_2)$ has the value -2 and $\text{Im}(\text{FFT}_2)$ has the value -1 which correspond to symbol S_2 and $\text{Re}(\text{FFT}_3)$ has the value $+2$ and $\text{Im}(\text{FFT}_3)$ has the value -2 which correspond to symbol S_3 .

T_1 is the timing instant at the receiver when a timing error $e = T_1 - T_0$ occurs. The synchronizer makes use of the FFT signals at time instants $T_2 = T_1 - NT$ and $T_3 = T_1 + NT$ to extract the estimated timing error.

The invention is based on the use of a Mueller and Müller synchroniser, at least for one of the tones or carriers.

In the preferred embodiment which is represented on figure 3, use is made of a Mueller and Müller error estimation for each carrier.

As shown on figure 3, the multicarrier, or discrete multitone, signal which is received is sampled by an analog to digital converter 52 and applied to the input of the series/parallel converter 14 which has a number of outputs $14_1, 14_2, \dots, 14_N$ equal to the number of tones of the multicarrier signal. These parallel signals are applied to a filter bank 56 which realizes a linear equalization of the received single tones. Each single tone at the output $56_1, \dots, 56_N$ of the filter bank 56 is applied to the input of a corresponding Mueller and Müller module 58_i and to the input 20_i of a signal to noise ratio (SNR) estimator 20.

Each module 58_i , which will be described later in more details, has an output 22_i which is connected to a corresponding input 24_i of a calculation module 24.

This calculation module 24 has parallel inputs $26_1, \dots, 26_N$ which are connected to corresponding outputs $28_1, \dots, 28_N$ of a module 28 assigning weights to the values provided on the outputs of modules 58_i .

These weights provided by module 28 depend on the signal to noise ratio on the corresponding channel.

More precisely, the block 20 which determines the signal to noise ratio of each channel has (in the represented example) outputs 51_i which are connected to

corresponding inputs 27_i of module 28 and this signal to noise ratio of each channel is provided on the corresponding output $28_1, \dots, 28_N$ multiplied with a weight which depends on the carrier.

For each carrier, the calculation module 24 has a multiplier 32_i which multiplies the signal provided at the output 22_i of module 58_i by the weighting coefficient provided at the corresponding output 28_i of the weighting module 28.

The output of the multiplier 32_i is applied to an input 34_i of an adder 34. The adder 34 has an output 36 which is connected to the numerator input 38 of a divider 40 having a denominator input 42 connected to an output 28_S of the weighting module 28.

The signal provided on input 42 is the square root of the sum of the square values of the weighting coefficients A_1, \dots, A_N provided on outputs $28_1, \dots, 28_N$.

The normalized signal provided on the output of divider 40 is applied to the input of an averaging filter 46 and the output of this averaging filter is the signal which is used for the correction of a timing unit or sampling clock 48 which is used for the analog to digital conversion.

Each module 58_i performs the following calculation:

$$e_i = r_{k-1}^i a_k^{i*} - r_k^i a_{k-1}^{i*} \quad (2)$$

In this formula, a_k^i is the single tone symbol corresponding to carrier i at time t , r_k^i is the symbol measured at same time t and which differs from the symbol a_k^i because of the timing error. a_{k-1}^i and r_{k-1}^i represent, respectively, the actual symbol and the measured symbol at time $t-NT$.

In order to obtain this value e_i , each module 58_i (figure 4) receives on its input the signal r_k^i and has a first branch comprising a decision circuit 60_i which determines a_k^i in view of r_k^i , this decision module being followed by a complex conjugate circuit 62_i which provides a_k^{i*} .

The output a_k^{i*} of circuit 62_i is provided to the first input of a multiplier 64_i having a second input connected to the output of a delay circuit 66_i of duration NT receiving on its input the signal r_k^i and providing, therefore, on its output the signal

r_{k-1}^i (due to the delay NT). This delay circuit 66_i is followed also by another decision circuit 68_i providing on its output the symbol a_{k-1}^i .

A circuit 70_i transforms the value a_{k-1}^i into its complex conjugate value and the output of this circuit 70_i is connected to the first input of a multiplier 72_i having a second input receiving the signal r_k^i from the output 56_i of filter bank 56. The
 5 outputs of the multipliers 64_i and 72_i are connected to the respective inputs of an adder 76_i which performs the calculation of formula (2) above.